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abstract
To achieve high performance Ge nMOSFETs it is necessary to reduce the metal/semiconductor Schottky
barrier heights at the source and drain. Ni/Ge and NiGe/Ge Schottky barriers are fabricated by electrode-
position using n-type Ge substrates. Current (I)–voltage (V) and capacitance (C)–voltage (V) and low tem-
perature I–V measurements are presented. A high-quality Schottky barrier with extremely low reverse
leakage current is revealed. The results are shown to ﬁt an inhomogeneous barrier model for thermionic
emission over a Schottky barrier. A mean value of 0.57 eV and a standard deviation of 52 meV is obtained
for the Schottky barrier height at room temperature. A likely explanation for the distribution of the Scho-
ttky barrier height is the spatial variation of the metal induced gap states at the Ge surface due to a var-
iation in interfacial oxide thickness, which de-pins the Fermi level.
 2009 Elsevier B.V. All rights reserved.
1. Introduction
To achieve high performance Ge nMOSFETs it is necessary to re-
duce the Schottky barrier height to the metal or germanide source
and drain as much as possible. This reduction of barrier height is
hampered by the extreme degree of Fermi-level pinning that takes
placeatthemetal–GeinterfacewiththeSchottkypinningparameter
being virtually zero [1]. It has been recentlyshownthat this pinning
can be partly prevented by inserting a thin oxide layer at the inter-
face between the metal and the semiconductor [2,3]. Discussion of
the barrier height in Si and Ge metal–semiconductor contacts has
usuallybeenmadeassumingspatialuniformityofthebarrierheight.
However, it has be shown clearly by both other and us [4,5] that in
case of Si any physical interpretation of the discrepancy of the bar-
rier height as derived from current (I)–voltage (V) and capacitance
(C)–voltage (V) characteristics as well as the non-Arrhenius behav-
iour of the temperature dependence can only be explained by
assuming a spatially inhomogeneous barrier height. In this paper,
we show that the same analysis is valid in Ni–Ge and by extension
NiGe–Ge Schottky barrier contacts and we discuss the results in
the light of the potential mechanisms responsible for Fermi-level
pinning, in particular metal induced gap states (MIGS) [6,7].
2. Experimental procedure
For the fabrication of Ni/Ge SBs, Antimony-doped Ge (100) wa-
fers were taken as the starting wafers. Square patterns of sizes
from 20 to 400lm square were transferred to the photoresist-
coated substrates by conventional lithography. The back ohmic
contacts were deﬁned by Au–Sb evaporation and annealing the
samples in an H2/N2 inert atmosphere. Subsequently, a 20:1 buf-
fered HF dip for 30 s, followed by DI water wash, was performed
to remove any native oxides. For electrodeposition, a Ni sulphate
bath and an Autolab AUT72032 potentiostat three-electrode sys-
tem with a Pt counter electrode and a saturated calomel reference
electrode (SCE) were used. In order to determine an optimum
deposition potential for Ni deposition on Ge, a cyclic voltamemo-
gram was initially obtained for various Ge substrates. A typical cyc-
lic voltamemogram of Ni electrodeposition on Ge having a
resistivity of 2–2.4X-cm is presented in Fig. 1. Here, Ni nucleation
started at  0.9 V (against the SCE). Between  0.9 to  1.5 V, the
cathodic current was dominated by Ni deposition (between the ar-
rows in Fig. 1). Therefore, the deposition potential could be within
this region. For Ni electrodeposition on the various photoresist pat-
terned Ge substrates, the deposition potential was chosen between
 1.10 and  1.15 V. The ﬁlm thickness was monitored during elec-
trodeposition by observing the charge accumulated at the cathode.
SBs with Ni layer thicknesses from 70 nm to 200 nm were fab-
ricated, but no variation of the SB parameters with thickness was
observed. I–V and C–V characteristic measurements were per-
formed using a Hewlett Packard 4155 C semiconductor parameter
analyzer and a Hewlett Packard 4280 A, 1 MHz, C Meter/(C–V) plot-
ter, respectively. The low temperature measurements were per-
formed using a Bio-Rad DL 4960 cryostat temperature controller
that enables a temperature variation from 1.5 K to room tempera-
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journal homepage: www.elsevier.com/locate/meeture. Germanidation of the Ni ﬁlms was performed for 20 min in
the anneal chamber at temperatures ranging from 300 Ct o
500 C. X-ray diffraction and Scanning Electron Microscopy (SEM)
measurements where performed using a Siemens D5000 X-ray
Diffractometer and a LEO 1455VP SEM. More details, on the Ger-
manidation process including SEM images and X-ray graphs, and
metal sheet resistance can be found in our recent paper on Ge
Schottky barrier MOSFETs [8].
3. Results and discussion
In Fig. 2, we show the current density (J) vs. V characteristics of
the Schottky barriers prepared on lowly doped nGe (2–2.4X-cm)
and highly doped n
+Ge(0.005–0.02 X-cm) for Ni/Ge and for highly
doped n
+Ge after the Germanidation process leading to NiGe/Ge
Schottky barriers. The contact areas of the SBs on the lowly doped
and highly doped Ge are 400 lm and 20 lm square, respectively.
Using the Richardson constant value for free electrons
(A
* =5 0Ac m
 2 K
 2 [9,10]), electron SB heights /n in the range of
0.52–0.55 eV are obtained for all three devices. The ideality factors
(g) and the series resistances (RS) are also extracted. These are
summarised in Table 1.
The reverse leakage matches the saturation current density and
has a low ﬁeld dependence. Breakdown of the diodes was not ob-
served up to  3-V bias, indicating that edge effects are suppressed
as explained in our previous work [11]. This is a clear indication
that the Fermi-level pinning is as strong in electrodeposited Ge
Schottky barriers as it is in evaporated barriers suggesting that
intrinsic effects are responsible for the Fermi-level pinning. We
continued with a detailed characterisation of the electrodeposited
NiGe Schottky barriers. Lowly doped nGe substrates are used in the
following analysis to eliminate tunneling effects and allow for a
description of the Schottky barriers by thermionic emission (TE)
theory only.
C–V measurements of Schottky barriers on plain Ge were per-
formed for an A
*-independent measurement of the Schottky barrier
height. An inverse square capacitance vs. voltage characteristic is
shown in Fig. 3. As expected, a straight line is observed, and from
its intercept on the voltage axis the Schottky barrier height is cal-
culated to be 0.569 eV [12]. Furthermore, from the slope of this
characteristic, the Ge doping concentration can be extrapolated.
A value of 8.7   10
 14 cm
 3 is obtained, corresponding to a resis-
tivity of 1.84 X-cm, which is very close to the speciﬁcation of the
Ge substrate used (2–2.4 X-cm).
Low temperature I–V measurements were performed for the
same devices. The range was from 50 K to 300 K, with steps of
10 K. The forward bias characteristics are shown in Fig. 4. For clar-
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Fig. 1. Cyclic voltamemogram of Ni electrodeposition on Ge with resistivity of 2–
2.4 X-cm.
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Fig. 2. J–V characteristics of electrodeposited Ni–Ge and NiGe–Ge Schottky barriers
for different Ge doping concentrations clearly demonstrating the effect of Fermi-
level pinning on the barrier height.
Table 1
Extracted /n of the Ni/nGe, Ni/n
+Ge and NiGe/n
+Ge Schottky diodes.
Device /n (eV) g RS (X)
Ni/nGe 0.53 1.18 12.40
Ni/n
+Ge 0.52 1.1 21.32
NiGe/n
+Ge 0.55 1.08 10.85
0
5E+15
1E+16
1.5E+16
2E+16
2.5E+16
-2 -1.5 -1 -0.5 0 0.5
Voltage(V)
1
/
C
2
(
c
m
2
/
F
)
2
Measurements
Extrapolation to V axis
Fig. 3. C
 2–V curve of an electrodeposited Ni/Ge contact. For the measurements a
1 MHz signal with 30 mV rms was used. From this curve a SB height of 0.569 eV is
extrapolated.
1600 X.V. Li et al./Microelectronic Engineering 86 (2009) 1599–1602ity, I–V curves of only 9 different temperatures are plotted in this
diagram.
As expected from the thermionic emission theory, the satura-
tion current (IS) is reduced drastically with temperature. The re-
verse leakage current is also reduced following IS (not shown in
Fig. 4). Below 120 K, the reverse leakage is lower than 100 pA,
which is the lowest current limit of the measurement setup that
has been used.
The saturation current density was extrapolated from the I–V
measurements for different temperatures by ﬁtting the TE model
in the low forward bias region in the current range of 1   10
 4–
1   10
 5 A, and the data were plotted in an activation energy dia-
gram as shown in Fig. 5. A temperature independent Schottky bar-
rier height would result in a straight line on the activation energy
diagram. A ﬁt with /n = 0.53 eV is shown as a solid line in Fig. 5.
This line ﬁts only the high temperature experimental results. For
lower temperatures, a deviation from a straight line is observed,
indicating a temperature dependent Schottky barrier height.
Several models have been proposed to explain the low temper-
ature behaviour of Schottky barriers [13]. In order to model the
temperature dependence of Schottky barrier heights, the so-called
T0 effect is often used [14]. However, it lacks a direct physical
explanation [5]. A model that physically justiﬁes the temperature
dependence of Schottky barriers is that proposed by Werner and
Guttler [15]. This model assumes a spatial distributions of the bar-
rier height as described by a Gaussian function. The barrier height
inﬂuences capacitance and dc current measurements differently.
The capacitance stems from the displacement current, which de-
pends on the mean electric ﬁeld at the metal/semiconductor inter-
face. Short-wavelength potential ﬂuctuations at the metal/
semiconductor interface are screened out at the edge of the
space–charge region. Consequently, capacitance measurements re-
ﬂect the mean value of the barrier height. On the other hand, the
current across the interface depends exponentially on the barrier
height and thus sensitively on the detailed barrier distribution at
the interface. Any spatial variation in the barriers causes the cur-
rent to ﬂow preferentially through the barrier minima. A quantita-
tive expression for the effective barrier height is given by the
following equations:
JðVÞ¼A
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with /n and rs being the mean value and the standard deviation of
the spatial Schottky barrier height distribution, respectively.
As discussed, if the spatial distribution is on a length scale less
than the space charge width, then /n should match the Schottky
barrier height value obtained by C–V measurements.
In order to ﬁt our experimental results with this model, we use
the Schottky barrier height value from C–V measurements, leaving
the standard deviation as the only ﬁt parameter. Again, a value of
50 A cm
 2 K
 2 for the Richardson constant is used. The resulting ﬁt,
using a standard deviation of 52 mV, is shown in Fig. 5. An excel-
lent ﬁt is obtained throughout the range of measurements. The va-
lue of the standard deviation of the barrier height is in good
agreement with ballistic electron emission microscopy values on
Au–Si [16]. The ideality factor which in most other models is just
a ﬁtting factor follows logically from this interpretation as well
as outlined in Ref. [4,5]. These result hence indicates that the inho-
mogeneous Schottky barrier model is an accurate description for
Ni/Ge Schottky barriers and that its assumption is probably basi-
cally correct.
The physical origin of the inhomogeneity of the Schottky barri-
ers is open to interpretation. It can be argued that the polycrystal-
line nature of Ni at the Schottky barrier interface results in a
variation in metal work function. However, the strong Fermi-level
pinning strongly reduces the importance of the metal work func-
tion and the X-ray diffraction measurements only show the evi-
dence of Ni(111) peak, this explanation is hence not satisfactory.
If one assumes that metal-induced gap states (MIGS) at the semi-
conductor surface determine the barrier height, the inhomogeneity
of the Schottky barriers must be due to the spatial variation of the
MIGS. This variation might be due to the presence of a very thin
oxide layer between the semiconductor and the metal. As shown
in Ref. [3] a 0.6 nm thin GeOx layer between Al and nGe reduces
the barrier height by 40 meV. Although we did not grow any oxide
on purpose, it is likely that some GeOx would indeed have formed
on the Ge surface before metal electrodeposition. A local variation
(non-Gaussian) in this oxide thickness of the order of 0.5 nm would
hence be consistent with the experimental data. It also suggests
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Fig. 4. Low temperature, forward bias I–V characteristics of an electrodeposited Ni–
Ge SB with a contact area of 400 lm square.
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Fig. 5. Activation energy diagram (Arrhenius plot) of the same electrodeposited Ni/
Ge contact as in Fig. 4. The measurements are ﬁt using a temperature-independent
SB height thermionic emission model (when /n = 0.53 eV) and the model of Werner
and Guttler [15] (when /n = 0.57 eV and rs = 52 meV).
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actually be more beneﬁcial than a uniform layer.
4. Conclusions
Electrodeposited Ni–Ge and NiGe–Ge Schottky barriers were
characterised by I–V, C–V and low temperature I–V measurements.
The temperature dependence of the I–V characteristics can be
quantitatively ﬁtted by taking into account a model for inhomoge-
neous Schottky barriers proposed by Werner and Guttler. A likely
explanation for the spatial variation of the Schottky barrier height
is the spatial variation of the metal induced gap states at the Ge
surface due to a variation in interfacial oxide thickness.
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